

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/975,444	10/11/2001	Ching-Te Lin	TI-31518	9172	
23494 7	7590 06/07/2004		EXAM	EXAMINER	
TEXAS INSTRUMENTS INCORPORATED			РНАМ,	PHAM, LONG	
	OX 655474, M/S 3999 LAS, TX 75265		ART UNIT	PAPER NUMBER	
,			2814		
			DATE MAILED: 06/07/2004	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

para

	Application No.	Applicant(s)		
	09/975,444	LIN ET AL.		
Office Action Summary	Examiner	Art Unit		
	Long Pham	2814		
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address		
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period who Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	86(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days fill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).		
Status				
Responsive to communication(s) filed on 2a) ☐ This action is FINAL. 2b) ☑ This 3) ☐ Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. ace except for formal matters, pro			
Disposition of Claims				
 4) Claim(s) 12-22 is/are pending in the application 4a) Of the above claim(s) is/are withdraw 5) Claim(s) is/are allowed. 6) Claim(s) 12-22 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or 	vn from consideration.			
Application Papers				
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Examine 11.	epted or b) objected to by the Eddrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).		
Priority under 35 U.S.C. § 119				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:			

Application/Control Number: 09/975,444 Page 2

Art Unit: 2814

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

1. Claims 12, 13, 14, 15, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over the applicant's admitted prior art (AAPA) of this application in view of lacoponi et al. (US '754) and Chen et al. (US 6,140,227).

AAPA teaches a method of fabricating an integrated circuit, comprising the steps of (see figure 1 and the background of the Invention on pages 1 and 2):

forming a dielectric layer over a semiconductor body;

forming a trench 12 in a first part of said dielectric layer;

depositing a liner/barrier material 14 over said dielectric layer including said trench using physical vapor deposition;

depositing a seed layer 16 over said liner/barrier layer; and depositing a copper layer over said seed layer.

AAPA fails to teach sputter etching the barrier layer using a low bias before the seed layer is formed over the trench as recited in present claim 12.

Chen et al. teach forming a dielectric layer 204 having a trench over a semiconductor body 200, depositing a barrier layer 208 over the dielectric layer including the trench, and sputter etching a part or an overhang portion of the

Art Unit: 2814

barrier layer before forming a conductive layer 212 to prevent voids inside the formed conductive layer. See figs. 2A-2C, related text, and col. 3, lines 20-30.

It would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to sputter etch the barrier layer or an overhang portion of the barrier layer before the formation of a conductive layer or a layer for forming a conductive layer in the process of AAPA to obtain the above advantage.

AAPA further fails to teach that a via is formed in the dielectric layer as recited in present claim 12.

lacoponi et al. teach a dielectric layer 116,108 having a trench and a via 118, 106 to enable metalization. See col. 1, lines 20-35.

It would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to include a via in the dielectric layer in the process of AAPA to achieve the above benefit.

With respect to claim 15, the use of Ti, TiN, Ta, or TaN is well-known to one of ordinary skill in the art of making semiconductor devices.

Chen et al. fail to teach that the sputter etching is done at low voltage or low bias or at a voltage of 0 to -300 volts as recited in present claim 16.

However, it would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to determine the workable or optimal range for the sputtering bias or voltage through routine experimentation and optimization to obtain optimal or desired device performance because the sputtering bias or voltage is a result-effective variable and there is no evidence indicating that the sputtering bias or voltage is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

Application/Control Number: 09/975,444 Page 4

Art Unit: 2814

1. Claims 17, 18, 19, 20, 21, and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over the applicant's admitted prior art (AAPA) of this application in view of Iacoponi et al. (US '754).

AAPA teaches a method of fabricating an integrated circuit, comprising the steps of (see figure 1 and the background of the Invention on pages 1 and 2):

forming a pre-metal dielectric (PMD) layer over a semiconductor body; forming a contact hole in said PMD layer;

depositing a liner layer over said PMD layer including in said contact hole using physical vapor deposition, wherein said liner layer has an overhang portion at a top of said contact hole;

depositing a barrier layer over said liner layer; and

depositing a metal filler of tungsten or CVD Ti to fill said contact hole.

AAPA fails to teach that the overhang portion is removed by sputter etch using a low bias after the liner layer and the barrier layer are formed over the trench as recited in present claim 18.

lacoponi et al. teach that an overhang at upper portion of a hole is removed by sputter etch after a layer comprised of a barrier layer and a seed layer are formed over the hole. See figure 2 and col. 4, line 40 to col. 6, line 60.

It would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to remove the overhang portion at the upper portion of the hole by sputter etch after the metal layer is formed over the hole in the method of AAPA because in doing so good sidewall step coverage and conformality are obtained. See col. 2, lines 45-50.

AAPA in view of lacoponi et al. teaches performing the sputter etch after the barrier layer and the seed layer are formed but fails to teach performing the sputter etch before the seed layer is formed as recited in present claim 17.

Application/Control Number: 09/975,444

Art Unit: 2814

However, It would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to perform the sputter etch before the seed layer is formed because the selection of any order of performing process steps is prima facie obvious in the absence of new or unexpected results. In re Burhans, 154 F.2d 690, 69 USPQ 330 (CCPA 1946).

With respect to claim 21, the use of Ti as liner layer and TiN as barrier layer are well-known to one of ordinary skill in the art of making semiconductor devices.

lacoponi et al. teach that the overhang at upper portion of a hole is removed by sputter etch after the metal layer is formed but fail to teach that the sputter etching is done at low voltage or low bias or at a voltage of 0 to -300 volts as recited in present claim 22.

However, it would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to determine the workable or optimal range for the sputtering bias or voltage through routine experimentation and optimization to obtain optimal or desired device performance because the sputtering bias or voltage is a result-effective variable and there is no evidence indicating that the sputtering bias or voltage is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Long Pham whose telephone number is 571-272-1714. The examiner can normally be reached on M-F, 7:30AM-3:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on 571-272-1705. The fax

Application/Control Number: 09/975,444 Page 6

Art Unit: 2814

phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Long Pham

Primary Examiner

Art Unit 2814